Test report DSG-4952 · Rev E · tested October 20, 2026

Foundries & ManufacturingDevice under test

TSMC to build 3nm line at second Japan fab, topping $23bn

TSMC will make 3nm chips at its second Japan factory, with investment set to exceed USD 23 billion and shift Japanese capacity toward leading-edge logic.

Read
2 min
Words
449
Node
5nm
Operator
Amara Osei

Spec summary

  1. TSMC plans 3nm manufacturing at its second factory in Japan
  2. Investment in the project will exceed USD 23 billion
  3. The second fab advances Japan beyond the mature nodes made at TSMC's first domestic plant
  4. The move adds advanced-logic capacity outside Taiwan for automotive and electronics customers
TSMC plans 3nm semiconductor manufacturing at second Japan factory, investment to exceed USD 23 billion - ANI News
Fig. ATSMC plans 3nm semiconductor manufacturing at second Japan factory, investment to exceed USD 23 billion - ANI News — simonreza09 / pixabay

TSMC plans to manufacture 3-nanometre semiconductors at its second factory in Japan, and total investment in the site will exceed USD 23 billion. The figure sets the project among the largest single advanced-logic commitments any chipmaker has made on Japanese soil.

The plan extends TSMC's Japanese footprint beyond its first domestic fab and pushes the country's process technology from mature nodes toward leading-edge 3nm production. For customers in automotive, industrial and consumer electronics, a Japanese 3nm option shortens supply chains that currently route through Taiwan for the most advanced chips.

What does the second factory change?

The first TSMC plant in Japan produces chips on mature process nodes. The second factory moves the roadmap forward:

  • Manufactures at the 3nm node, several generations ahead of the first site's output
  • Raises combined investment in TSMC's Japanese operations above USD 23 billion
  • Positions Japan as a manufacturing base for advanced logic, not only specialty and mature chips

That step matters for Japanese industry. Carmakers and machinery builders have lobbied for domestically produced advanced silicon since the 2020–2022 chip shortages halted assembly lines. A 3nm line on Japanese territory gives them a second source close to home.

How large is the USD 23 billion commitment?

The number covers the investment tied to the second factory, lifting TSMC's spending in Japan well past what the first fab required. It places the project in the same weight class as the biggest state-supported semiconductor builds in the United States, Germany and Japan itself.

Tokyo has subsidised TSMC's earlier Japanese construction and treats domestic advanced-chip capacity as a strategic priority. Each new fab also anchors a supplier network — chemicals, wafers, gases, equipment — that tends to cluster within reach of the plant.

Why 3nm matters commercially

The 3nm class delivers higher transistor density and lower power draw than the nodes made at TSMC's first Japanese site. Smartphones, AI accelerators and high-performance processors already run on this generation elsewhere in TSMC's portfolio.

Bringing that capability to Japan gives customers three practical gains:

  • Shorter logistics for Japanese and regional buyers of advanced logic
  • Geographic diversification away from Taiwan-centred advanced supply
  • Capacity headroom as global demand for leading-edge chips grows

What comes next

TSMC has not yet published a production start date for the 3nm line in its announcement of the plan. Equipment installation, qualification and volume ramp typically follow construction by 18 to 30 months once a shell is complete, so customers will watch for a firm timetable as the next milestone.

The takeaway: USD 23 billion puts leading-edge chipmaking on Japan's map, and the second TSMC fab is the vehicle.

via Google News: TSMC (Source)

Filed under

  • tsmc
  • japan
  • 3nm
  • semiconductor-manufacturing
  • supply-chain-resilience
Share this article:

More from Amara Osei

Amara Osei

Show full bio

Staff writer covering money, funding and market shifts around hardware layer of artificial intelligence at Die Signal.

468 articles

Same lot · LOT-C1E5

« Previous article